ATLAS BEAM TEST RESULTS

J. Beringer, K. Borer

Laboratory for High Energy Physics, The University of Bern

I. Dawson, J.D. Dowell, R.J. Homer, I.R. Kenyon,
S.J. Oglesby, H.R. Shaylor, J.A. Wilson

School of Physics and Space Research, The University of Birmingham

J.R. Carter, M.J. Goodrick, J.C. Hill, D.J. Munday,
M.A. Parker, D. Robinson, K.H. Wyllie

Cavendish Laboratory, The University of Cambridge

F. Anghinolfi, B. Boulter, A. Kappes, W. Langhans,
K. Ratz, S. Roe, P.E. Weilhammer

European Laboratory for Particle Physics (CERN), Geneva

S. Gadomski, J. Godlewski, J. Kaplon

Henryk Niewodniczanski Institute of Nuclear Physics (INP), Cracow

J. Andrle, G. Stavropoulos

Experimentelle Physik, Universität Dortmund

R. Bonino, A.G. Clark, C. Couyoumtzelis, Ph. Demierre,
D. LaMarra

Section de Physique, Université de Genève

P.P. Allport, P.S.L. Booth, T.J.V. Bowcock, C. Green,
A. Greenall, M. Hanlon, J.N. Jackson, T.J. Jones,
J.D. Richardson, N.A. Smith, P.R. Turner, S.E. Tzamarias

Oliver Lodge Laboratory, Department of Physics, The University of Liverpool

G.A. Beck, A.A. Carter, D. Newman-Coburn, T.W. Pritchard

Department of Physics, Queen Mary and Westfield College, London

Preprint submitted to Elsevier Preprint *3 December 1995*

F. Fares, G.F. Moorhead, G.N. Taylor

Research Centre for High Energy Physics, The University of Melbourne

A. Holt, E. Nygård, T. Ødegård, J. Østby, [1]
S. Stapnes, B. Sundal, H. von der Lippe [1]

The University of Oslo

C.B. Brooks, A.S. Grewal, R.B. Nickerson, P. Shield,
A.R. Weidberg

Department of Physics, The University of Oxford

R.J. Apsimon, J. Bizzell, M.D. Gibson, W. Murray,
M.C. Morrisey, M. Tyndel

Rutherford Appleton Laboratory, Didcot

F. Albiol, J. Fuster

Instituto de Fisica Corpusular (IFIC), Centro Mixto Universidad de València-CSIC

Many different configurations of electronics and semiconductor strip detectors were studied in 1995 using the ATLAS tracking detector test area at the H8 beam-line of the CERN SPS. A significant fraction of these investigations are presented elsewhere in this volume and this paper will concentrate on the results concerning silicon strip detectors read out with electronics preserving the pulse height information. Data have been collected with the ADAM, APV5 and FElix read-out chips on a number of different detectors. The first results are presented for read out with LHC electronics of detectors to the ATLAS-A specification of 112.5μm pitch, employing $n-$strips in $n-$type silicon, capacitive coupling and intermediate strips. It is demonstrated that with adequate signal/noise, a spatial resolution of $\simeq$13μm is attainable with these detectors.

1 Introduction

Semiconductor micro-strip detectors provide a vital component for the tracking over the whole acceptance range ($|\ \eta\ |< 2.5$) of the ATLAS Inner Detector[1].

[1] SINTEF/SI, Oslo, Norway

Extensive R&D has been required to show the viability of 128 channel front-end read-out chips, fast enough to operate at the 40MHz beam crossing rate at the LHC whilst dissipating $\lesssim$4mW of total power per channel. For high tracking efficiency, noise values of $\leq$1500 ENC are required at the capacitive load represented by a 12cm length silicon strip detector. Results using electronics with a fast shaper and discriminator implemented in bipolar technology, followed by a CMOS *binary* pipeline (allowing for the $\sim 2.5\mu$s Level 1 trigger latency) are presented elsewhere in this volume[2,3]. In this article, results with architectures using CMOS front-end amplifiers followed by *analogue* pipelines are presented.

There are two categories of such electronics under consideration within ATLAS. With *digital* electronics, the signal is digitised and the data sparsified by the front-end electronics at the detector giving encoded pulse height and channel number information for strips above a pre-set threshold. This is transmitted digitally to the control room[4]. In the case of *analogue* electronics all the amplifier output levels for the trigger time slot are time-multiplexed off the detector as an analogue signal to be digitised and sparsified remotely[5]. A further difference in the architectures presented here is that the digital electronics (ADAM) uses a fast CMOS front-end amplifier before the analogue pipeline, effectively giving all the pulse-height information in a single 25ns time-bin. The current implementations of the analogue scheme (FElix-128, APV5) use a slow shaper ($t_{\rm peak} \sim 75$ns) of well defined response function and the signal in the correct time-slot is recovered using a weighted summing technique, effectively performing a deconvolution, implemented for each channel of the chip prior to read-out. (See [6] for details on the ATLAS read-out chips.)

Whilst an understanding of the electronics performance was a major concern for the test-beam programme during 1995, development of full-sized ATLAS modules incorporating the prototype electronics and detectors was also undertaken. Although these modules were shown to work well functionally, not all the final performance specifications were met by the read-out chips employed. Additional studies were undertaken which allowed specific detector designs (fan geometry and $n-$strip in $n-$type) to be further investigated. The former were prototypes for forward tracking[7], whilst the latter were designed to one of the agreed specifications for the ATLAS silicon strip detectors[1]. Preliminary results on these 'ATLAS-A' specification detectors, using improved LHC electronics, were obtained at the end of the test-beam period. These show very encouraging results for this detector design, which employs intermediate strips and charge division on a single-sided $n-$side read-out.

2 The H8 Test Beam

In 1994 a hodoscope consisting of up to 4 cross-planes of 50μm pitch 3.2×3.2cm strip detectors with read-out via the CERN-Oslo 'Viking' chip[8] was commissioned in the H8 area. The signal/noise for these modules was $\sim$75 implying very high efficiency track reconstruction. However the peaking time of these chips is $\sim 1\mu$s; much longer than that required of the LHC electronics. Precision mechanics supplied by Liverpool allowed the detectors to be mounted onto locating fixtures on an 80cm long solid granite baseplate, giving a placement reproducibility of $\sim 1\mu$m. This system has been measured in the 1994 and 1995 beam tests to provide an extrapolation precision at the test detectors of $\leq 2\mu$m.

Read-out of this telescope is performed using LEP VME modules (Sirocco's), with chip control via a Viking sequencer box. The same read-out modules were used for the time-multiplexed outputs of the prototype analogue LHC electronics but the clocking of the analogue pipelines, the trigger inputs and the timing of the output sampling required a more sophisticated fully programmable fast sequencer, which was designed and supplied by the Rutherford Appleton Laboratory (RAL). The DAQ was built around commercial VME units and was designed and implemented by the Cambridge, CERN, and Oslo groups with monitoring and online tape logging implemented by the Melbourne group.

A separate system for the digitised read-out scheme was provided by groups from Bern, CERN, Geneva and Melbourne. The system implements a complete digital read-out scheme for ATLAS modules with front-end and signal processing chips, a read-out controller, an optical link, and high rate acquisition and control VME boards[9]. The system operated successfully at LHC clock speeds, and largely according to LHC performance specifications. Studies with binary electronics were also integrated into the overall scheme using a common protocol and with VME based read-out hardware provided by the Lawrence Berkeley Laboratory (LBL), UC Irvine, UC Santa Cruz and Oxford groups[3].

Data from all these systems, along with that from several runs with gallium-arsenide detectors were monitored on-line and logged to tape. Offline monitoring was performed using code coordinated by the RAL group.

3 The Digital Electronics Results

300μm thick detectors of 200μm pitch and 6cm length were designed to the RD2 specification[4] and fabricated by Hamamatsu. These were tested with a

32 channel version of the ADAM architecture[4,10]. The ADAM chip, which is currently the only digital front-end working at LHC speed, has a fast low power CMOS amplifier, NICON[11], giving a 42mV signal for an injected charge of 25000 electrons. This is followed by a 2μs double-correlated analogue pipeline and a multiplexer, prior to digitisation by a pipelined ADC. As noted, the ADAM chip was implemented with a full LED-based optical read-out system. For the full system, a signal/noise of ~ 11 (figure 1) was achieved[6], giving $> 99\%$ efficiency at a cut of four times the noise and also demonstrating the expected spatial resolution. Since the signal/noise is dominated by the intrinsic pre-amplifier noise (and not subsequent stages in the chip), further development foresees the use of the same architecture but using a bipolar pre-amplifier. This should improve the signal/noise but at a small, although acceptable, increase in power dissipation. This configuration is intended for radiation damage studies to read out irradiated detectors at full LHC speed. The AROW chip development[6], uses the bipolar front-end amplifier and an integrated Wilkinson ADC on a full 128 channel chip, building on the experience gained in the ADAM studies.



Fig. 1. *Pulse height distribution, in units of the single channel noise, for a 200μm pitch, 300μm thick Hamamatsu detector read out with the ADAM electronics.*

4 The ATLAS Prototype Detector Designs

The binary electronics[3] was used with detector designs where all diode strips are read out. This leads to high efficiency with an anticipated resolution of approximately pitch/$\sqrt{12}$. There may also be scope to use this electronics